Abstract: -Finite impulse response (FIR) filtering is a ubiquitous operation in digital signal processing systems and is generally implemented in full custom circuits due to high-speed and lowpower design requirements. The complexity of an FIR filter is dominated by the multiplication of a large number of filter coefficients by the filter input or its time-shifted versions. Over the years, many high-level synthesis algorithms and filter architectures have been introduced in order to design FIR filters efficiently. The aim of this article is to discuss about constant multiplication, its types and the existing constant multiplication techniques.
Here an input is multiplied by all the coefficients in a multiplier block at the same time. The decomposition of the constant is obtained directly from the digit representation. These are the fastest and they have low computational cost. Canonic signed-digit (CSD) representation is a signed-digit (SD) system with the digit set { }
generally represented as1 . CSD has the following propertiesadjacent bits are non-zero; CSD representation is unique; CSD contains minimum number of non-zero bits; on average CSD contains about 33% fewer non-zero digits then the binary two's complement representation. For an N -bit constant, the number of additions is bounded by ( 1) / 2 N + and tends asymptotically to an average of / 3 1/ 9 N +
. These results in a saving of 33% in add operations. CSD is widely used for constant multiplications even though a number of heuristics exist.
COMMON SUBEXPRESSION ELIMINATION
Subexpression elimination is applied to multiplication of a variable with a set of constants at the same time. Hartley (1991) introduced CSE representation which allowed the use of pattern search algorithms. CSE algorithms are performed on constants represented by a number representation such as SD and DBNS. It then examines all possible subexpressions i.e. the shift and add operations of constant implementations and finds redundant operations. The 'best', which is usually the most common, is selected to be shared among the constant multiplications.
An exact CSE algorithm to Hartley (1996) is presented in (Aksoy et al., 2014) which can handle binary, CSD and MSD representations and can also specify delay constraint. It showed that binary representation provides greater sharing of patterns allowing better are-efficient implementations whereas MSD is to be used while minimizing delay. Figure 4 shows how partial terms can be shared among the coefficient multiplications. Here, a common sub pattern or subexpression 5x is found in the representation of the constant multiplications 21x and13x .
DIRECTED ACYCLIC GRAPH
Multiplication by a constant which is decomposed into shifts and adders is represented using directed acyclic graphs. Each vertex has an in-degree of two except for one vertex which has indegree zero. That vertex is referred to as input vertex or source vertex and corresponds to the input of the multiplier. Each vertex has out degree larger than or equal to one except for one which has out-degree zero. That vertex is referred to as the output vertex and corresponds to the output of the multiplier. Each edge is assigned a value of 2 n ± representing a multiplication of the value of the initial vertex of that edge by a value and corresponds to a shift and a subsequent addition or subtraction. Each node represents one addition or subtraction depending on whether an incoming node is labeled as 2 www.ijsrp.org It is an exact SCM algorithm based on DAG and CSE which guarantees optimality through an exhaustive search for constants up to 32 bits. The algorithms and heuristics presented above are designed mainly to minimize the number of adders or area. However, some algorithms consider both the minimum number of adders which represent area and adder-depth i.e. the number of adders in a maximal path which represents delay of the multiplier. The algorithm in (Kang and Park, 2001) allowed a trade-off between number of adders and the number of adder-depths i.e. between area and speed. Such algorithm showed lower resource usage with 54.1% reduction on average and similar performances compared to other adder graph methods.
IV.
CONCLUSION The fundamental operation of FIR filter and the reason of using multiplierless techniques in FIR filter has been discussed. Also, different types of constant multiplier and its different algorithms or techniques have been explained using suitable examples.
